Alameda, Calif. – June 2, 2005 – Averant Inc., a leading provider of advanced design verification technology for RTL designers, today announced the release of the SolidPC™ protocol checker for ...
SAN FRANCISCO — EDA and intellectual property (IP) startup Silistix Ltd. has added support for the on-chip AMBA AXI bus protocol to the company's synthesized self-timed interconnect technology, ...
More processors on SoCs means more sophisticated cache control. This article describes formal techniques for verifying cache coherency for the ARM AMBA AXI Coherency Extensions (ACE) protocol. Fig 1.
SAN FRANCISCO — French network-on-chip (NoC) solution startup Arteris SA plans Monday (Feb. 27) to release the latest version of its Arteris NoC Solution, including support for the AMBA 3 AXI protocol ...
A just-released version of the SonicsMX SMART Interconnect from Sonics Inc. adds seamless connection and data-flow services management for intellectual property (IP) cores implemented using the ARM ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results